In this paper, a new current-mode (CM) circuit for realizing all of the first-order filter responses is suggested. The proposed configuration contains low number of components, only two NMOS transistors both operating in saturation region, two capacitors and two resistors. Major advantages of the presented circuit are low voltage, low noise and high linearity. The proposed filter circuit can simultaneously provide both inverting and non-inverting first-order low-pass, high-pass and all-pass filter responses. Computer simulation results achieved through SPICE tool and experimental results are given as examples to demonstrate performance and effectiveness of the proposed topology.
Introduction
The use of current-mode (CM) active devices offers some important potential advantages called as higher usable gain, more reduced voltage excursion at sensitive nodes, greater linearity, less power consumption, wider bandwidth, better accuracy and larger dynamic range compared to that of voltage-mode counterparts for example operational amplifiers [1] [2] [3] . It is a well known fact that an all-pass filter (phase shifter) topology like previously reported first-order signal processing units [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] finds wide , which is suitable for high frequency applications, contains three CMOS transistors, a floating resistor for biasing purpose and a large coupling capacitor for dc isolation of the load. The circuit reported in 12 is a square-rootdomain CM filter which needs two identical bias currents. It is worth to note that a simple square-root-domain integrator needs more than 30 transistors 12 . Further, many phase shifters like circuits in 15-18 using active building blocks such as second-generation current conveyors (CCIIs) have been reported in open literature. It should be noted that a CCII typically involves more than ten transistors.
In this paper, a novel CM circuit for simultaneously providing both inverting and non-inverting first-order low-pass, high-pass and all-pass filter responses is suggested. The developed filter structure includes a lower number of elements such as only two NMOS transistors, two capacitors and two resistors. The presented circuit enjoys low voltage, low noise and high linearity. However, it requires matching conditions for allpass responses. Simulation results and experimental measurements are included to verify the theory. Table 1 summarizes the advantages and disadvantages of the previously published CM all-pass phase filters as well as the proposed one.
Proposed CM All-pass Filter
The proposed CM topology for realizing various first-order filters is shown in Fig. 1 . It can be seen that it employs an inverting amplifier with the voltage gain of β. The employed inverting amplifier should possess high input and low output impedances ideally. Such an amplifier with unity gain in magnitude can be found in 5 using two NMOS and three PMOS transistors or in 6, 8 using only two NMOS transistors with large dimensions. Analysis of the proposed CM configuration of Fig. 1 gives the following responses:
i. Non-inverting low-pass transfer function (TF) and phase response
ii. Non-inverting high-pass TF and phase response 1 1
iii. Inverting low-pass TF and phase response 
It should be noted that the all-pass filters of 4-15, 17, 18 can realize only one all-pass response. In order to obtain output currents at high-output-impedance terminals from the structure in Fig. 1 , a current buffer is required for each current. For this purpose a current follower (CF) 19 can be a good choice. However, a CF has an input parasitic resistance denoted by R p . The output of the developed inverting all-pass filter connected to the input of a CF is shown in Fig. 2 . Considering the required conditions for the inverting all-pass response as R 1 = R 2 and β = 1, the corresponding gain and phase responses are computed as 
From (7), one should select R 1 >> 3R p to prevent the loading effect.
Parasitic effects
The parasitic of the employed amplifier can be considered as parallel capacitance and resistance at its input terminal (R y C y ) and output resistance (R o ) in series at its output terminal as shown in Fig. 3 . Since R y and C y appears in parallel with externally connected R 1 and C 1 , their effects can be neglected selecting R 1 >> Ry and C y << C 1 . Considering the output resistance R o of the inverting amplifier, while the current responses I lp1 and I hp1 remain undisturbed, I lp2 and I hp2 and their corresponding phase responses convert to ) )( 1 (
It can be seen that a second pole appears in the TF of the filter due to the nonzero output resistance of the amplifier as 
Selecting R o << R 2 with R 2 = βR 1 and C 1 = βC 2 in (11a) and (12a) one can obtain the ideal all-pass responses (5a) and (6a), respectively. Note that the proposed all-pass filter having no capacitor connected in series to the X terminal of the inverting amplifier; accordingly, it can be worked at higher frequencies 20 .
Noise analysis
The inverting amplifier used in the structure of the proposed CM all-pass filter can be implemented with two NMOS transistors as shown in Fig. 4a 8 . The gain of the amplifier is found as
where (W/L) i is the ratio of the channel width to channel length of the i-th (i = 1, 2) transistor. The inverting amplifier including noise sources of the transistors is shown in Fig. 4b . The noise density sources of the transistors can be represented as: For the all-pass filter of Fig. 1 , there are additional thermal noises due to the external resistors R 1 and R 2 . Thus, the total equivalent input noise of the proposed CM all-pass filter can be given as: ( 1 8 ) From (18), an equivalent input resistance (R ieq ) for noise calculation purpose can be defined as:
The bandwidth (BW) of the equivalent input noise density is limited by the external capacitor C 1 . Thus the integrated noise of this resistor-capacitor combination (or all-pass filter) is found by taking the integral over all frequencies as
where
Substituting (21) into (20), the integrated noise is simply found as kT/C 1 . For wideband systems the integrated noise is important, thus to reduce the noise we have to select larger capacitances which obviously will increase the power consumption 21 .
Simulation and experimental results
In this section, simulation results of the proposed first-order all-pass filter in Fig. 1 based on 0. Table 2 , where at the outputs of I ap1 and I ap2 . 20Ω resistors are connected to simulate the effect of the current. Similarly, input and output noise variations against frequency for I ap1 and I ap2 are tabulated in Tables 3 and 4, respectively.
Monte Carlo analysis of the introduced all-pass filter with 20% variations of C = 10 pF is achieved after a hundred runs. In addition, the variations of the magnitude of all-pass filter at 1.32 MHz are demonstrated in Fig. 8 . The magnitudes of I ap1 and I ap2 with respect to frequency are drawn in Fig. 9 .
In order to confirm the simulation results, the behavior of the I ap1 response of the proposed all-pass filter has also been verified by experimental measurements using network-spectrum analyzer Agilent 4395A, function generator Agilent 33521A, and oscilloscope Agilent DSOX2014A. In measurements the readily available array transistors CD4007UB 23 by Texas Instruments with ±15 V dc supply voltages have been used. To perform the measurements of the proposed current-mode filter, the circuit was extended by voltage-to-current and current-to-voltage converters realized by OPA860 ICs 24 by Texas Instruments with dc power supply voltages equal to ±5 V as it is shown in 25 .
Since the OPA 860 generally behaves as CCII+, the measured voltage compared to the I ap1 is shifted in the phase by 180°. The experiments have been performed with R 1 = R 2 = 1.2 k and C 1 = C 2 = 100 pF and the results are shown in Fig. 10 . In this case the 90° phase shift is at f o  1.26 MHz, which is very close to the theoretical value of f o  1.3263 MHz. The time-domain response of the measured I ap1 response of the all-pass filter is shown in Fig. 11 in which a sine-wave input of 1 V peak-to-peak and frequency of 1.26 MHz was applied to the filter. From Fig. 11 it can be seen that the phase shift in the I ap1 output against the input is 91°. Table 3 . Input and output noises of the all-pass filter in Fig. 1 (I Magnitude I ap2 (dB) Figure 9 . The magnitudes of I ap1 and I ap2 with respect to frequency. It is observed from Figs. 5-7, 10, and 11 that the simulation and experimental results are in close proximity with the ideal ones as expected. Nevertheless, the discrepancy among ideal, simulation and experimental results fundamentally arises from nonidealities of NMOS transistors.
Conclusion
A new CM all-pass filter structure for simultaneously realizing inverting/ noninverting first-order low-pass, high-pass and all-pass filter responses is developed in this paper. The suggested first-order filter consists of a lower number of components for example two NMOS transistors both in saturation region, two capacitors and two resistors. Major advantages of the proposed configuration are low voltage, low noise and
high linearity. Nevertheless, it needs matching constraints for all-pass characteristics. Simulation results accomplished via SPICE and experimental tests confirm the theoretical ones well as expected.
